


# FIG. 1 Microprocessor with Branch Control Apparatus



indicates whether a byte in the currently formatted instruction occupies the last byte of its stage

indicates whether the currently formatted instruction wraps beyond its stage

next pointer

!= 0

AND

current pointer

mux

BTAC

INC

FIG. 2





FIG. 3

FIG. 3



10E020" 2E886360

Figure 4A

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
stage D																	
stage C																	
stage B																	
stage A									ADD [0]	ADD [1]	ADD [2]	SUB [0]	SUB [1]	SUB [2]	SUB [3]		

current pointer = 8  
instruction length = 3  
BTAC branch indicator = false  
target address[0:3] = n/a  
  
next pointer = 11  
carry = false  
fwrap = false  
  
stage swap mux selects stage A  
  
shift = 0

112 ↗

Instruction Buffer Stage Selection Example: Case 1





APPROVED	O.G. FIG.	
BY	CLASS	SUBCLASS
DRAFTSMAN		

FOED/0" 2E886860

Figure 4D

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
stage D																	
stage C																	
stage B												SUB [0]	SUB [1]	SUB [2]	SUB [3]		
stage A								JCC [0]	JCC [1]								

current pointer = 7  
 instruction length = 2  
 BTAC branch indicator[7] = true  
 target address[0:3] = 11  
  
 next pointer = 9  
 carry = false  
 fwrap = false  
  
 stage swap mux selects stage B  
  
 shift = 1

112 ↗

Instruction Buffer Stage Selection Example: Case 4

TOE040" 2E886860

Figure 4E

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
stage D																	
stage C																	
stage B												SUB [0]	SUB [1]	SUB [2]	SUB [3]		
stage A															JCC [0]	JCC [1]	

current pointer = 14  
 instruction length = 2  
 BTAC branch indicator[14] = true  
 target address[0:3] = 11  
  
 next pointer = 0  
 carry = true  
 fwrap = false  
  
 stage swap mux selects stage B  
  
 shift = 1

112 ↗

Instruction Buffer Stage Selection Example: Case 5



FOEDLO"2E88686D

Figure 4F

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	stage D
												SUB [0]	SUB [1]	SUB [2]	SUB [3]		stage C
JCC [1]																	stage B
																JCC [0]	stage A

current pointer = 15  
instruction length = 2  
BTAC branch indicator[15] = true  
target address[0:3] = 11  
  
next pointer = 1  
carry = true  
fwrap = true  
  
stage swap mux selects stage C  
  
shift = 2